Abstract. Electric circuits are present in a number of applications, e.g. in home computers, television, credit cards, electric power networks, etc. The development of integrated circuit requires numerical simulation. Modern modeling techniques like the Modi ed Nodal Analysis (MNA) lead to di erential algebraic equations (DAEs). Properties like the stability of solutions of such systems depend strongly on the DAE index. The paper deals with lumped circuits containing voltage sources, current sources as well as general nonlinear but time-invariant capacitances, inductances and resistances. We present network-topological criteria for the index of the DAEs obtained by the classical and the charge oriented MNA. Furthermore, the index is shown to be limited to 2 for our model-class.
Basics of electric circuit analysis
Consider lumped electric circuits containing resistances, capacitances, inductances, voltage sources and current sources. For two-terminal (one-port) lumped elements, the current through the element and the voltage across it are well-de ned quantities. For lumped elements with more than two terminals, the current entering any terminal and the voltage across any pair of terminals are well de ned at all times (cf. 2]). Hence, general time-invariant n-terminal resistances can be modeled by an equation system of the form i k = g k (v 1 ; :::; v n?1 ) for k = 1; :::; n ? 1 if i k represents the current entering terminal k and v l describes the voltage across the pair of terminals fl; ng (for k; l = 1; :::; n?1). In this case, we call the terminal n the reference terminal. For electrotechnical reasons, the current entering terminal n is given by i n = ? P n?1 k=1 i k . The conductance matrix G(v 1 Assume all voltage and current sources to be independent sources for a while. At the end of the paper we will generalize the main results for some controlled sources. One of the most commonly used network analyses in circuit simulation is the Modied Node Analysis (MNA). It represents a systematic treatment of general circuits and is important when computers perform the analysis of networks automatically. The MNA uses as the vector of unknowns all node voltages and branche currents of current controlled elements. Performing the MNA means:
1. Write node equations by applying KCL (Kirchho 's Current Law) to each node except for the datum node:
The vector j represents the branch current vector. Note, in case of multi-terminal elements with n terminals we speak of branches if they represent a pair of terminals fl; ng with 1 l n. 
A T V e ? v s = 0:
2 DAE index of the network equations
The solution behaviour of DAEs depends stronlgy on the index of DAEs. Generally, numerical di culties increase with higher index (see e.g. 1], 5], 7]). Very roughly speaking, if a network equation system contains algebraic equations, but the solution does not depend on the derivatives of input functions, then we speak of index-1 systems. If the solution depends on the rst derivative of input functions, but it does not depend on higher order derivatives, then we speak of index-2 systems. An accurate and practical description of index is given by the tractability concept (see 7]), which we use in this paper.
Let us write the network equations (2)- (4) in MNA formulation as a quasilinear DAE
The vector x contains the node potentials e (excepting the datum node), the branch currents j L of inductances and the branch currents j V of the voltage sources. Then, the matrix A(x) reads Since M is positive de nite, we may conclude N T z = 0. Therefore, ker NMN T = ker N T : (9) For the image space we know that im NMN T im N. Furthermore, relation (9) implies that rank NMN T = rank N T = rank N is true, i.e., dim(im NMN T ) = dim(im N). Hence Note, if the network contains a capacitance-only loop, the M e s h A n a l y s i s leads to an index higher than 1 since the current through a capacitance-only loop belongs to the vector of unknowns and represents an index-2 variable. In case of the MNA, the current through a capacitance-only loop does not belong to the vector of unknowns.
Proof: We will show that the DAE (5) 
Adding (13), (17) and the trivial relation A T C Q C z e = 0, we obtain
Since the network does not contain an Ind-CSRC-cutset, we nd a tree (see 2]) of the network containing only capacitive, resistive and VSRC-branches. Hence, the matrix (A V A R A C ) T has full column rank and we may conclude Q C z e = 0:
Regarding (14) we obtain Q T C A V z V = 0. In 11], we nd the fact that the matrix A T V Q C has full row rank if the network does not contain a Cap-VSRC-loop except for capacitance-only loops. Hence, the nullspace of the matrix Q T C A V consists of the zero only. This implies z V = 0. Regarding (11) and (18) again we deduce A C C(e)A T C z e = 0:
Since C(e) is positive de nite, Lemma 2.2 implies A T C z e = 0, i.e., z e belongs to the image space of the projector Q C . Regarding (18) we conclude that z e = Q C z e = 0, i.e., the matrix A 1 (x) is regular and the network equation system is of index 1.
q.e.d.
Theorem 2.4 If the network contains Ind-CSRC-cutsets or Cap-VSRC-loops ex-
cept for capacitance-only loops, then the MNA leads to an index-2 DAE.
For a complete proof we refer to 11]. Here, we describe the main ideas only. Choosing the same projectors as in the proof of Theorem 2.3, we construct a non-zero vector belonging to the nullspace of A 1 (x). Note, a similar result was presented in 9] for networks consisting of linear resistances, inductances and capacitances as well as constant sources, ideal transformers and gyrators. There, it was shown that the branch voltage -branch current equation system has an index not greater than 2. Furthermore, in 6] it was already proved that the T a b l e a u A n a l y s i s for networks containing linear capacitances, resistances and voltage sorces only provides a DAE index 2 if there is a capacitance-VSRC loop in the circuit.
Remarks: 
Summary
Firstly, we have performed an analysis of networks containing general nonlinear but time-independent capacitances, inductances and resistances as well as independent current sources and independent voltage sources. Then, the MNA for such networks has been shown to lead to a DAE-index 1 if and only if the network contains Ind-CSRC-cutsets or Cap-VSRC-loops (except for capacitance-only loops). Additionally, the DAE-index for these equation systems has been proved to be not greater than 2. Finally, the results remain valid if the networks additionally contain voltage controlled current sources, which are located in the network in such a way that we nd a capacitive way between the nodals belonging to the branch the current of which is controlled by the source.
